

# NTE4541B and NTE4541BT Integrated Circuit CMOS, Programmable Timer

### **Description:**

The NTE4541B (14-Lead DIP) and NTE4541BT (SOIC-14) programmable timers consist of a 10-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic power-on reset circuit, and output control logic.

Timing is initialized by turning on power, whereupon the power–on reset is enabled and initializes the counter, within the specified  $V_{DD}$  range. With the power already on, an external reset pulse can be applied. Upon release of the initial reset command, the oscillator will oscillate with a frequency determined by the external RC network. For 16–stage counter divides the oscillator frequency ( $f_{OSC}$ ) with the  $n^{th}$  stage frequency being  $f_{OSC}/2^n$ .

### Features:

- Available Outputs 2<sup>8</sup>, 2<sup>10</sup>, 2<sup>13</sup>, or 2<sup>16</sup>
- Increments on Positive Edge Clock Transitions
- Low Symmetrical Output Resistance (Typically 10Ω at 15Vdc)
- Built-In Low Power RC Oscillatior
   (±2% Accuracy over Temperature Range and ±10% Supply and ±3% over Processing at < 10kHz)</li>
- Oscillator Frequency Range  $\approx$  DC to 100kHz
- Oscillator may be Bypassed if External Clock is Available (Apply External Clock to Pin3)
- Automatic Reset Initializes All Counters when Power Turn On (Limits – V<sub>DD</sub> from 8.5Vdc to 18Vdc when Enabled)
- External Master Reset Totally Independent of Automatic Reset Operation
- Operates as 2<sup>n</sup> Frequency Divider or Single Transition Timer
- Q/Q Select Provides Output Logic Level Flexibility
- Reset (Auto or Master) Disables Oscillator during Resetting to Provide No Active Power Dissipation
- Clock Conditioning Circuit Permits Operation with Very Slow Clock Rise and Fall Times
- Supply Voltage Range = 3Vdc to 18Vdc

# 

### **Electrical Characteristics:** (Note 1)

		V	−55°C		+25°C			+125°C		
Parameter	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	V <sub>OL</sub>	5.0	-	0.05	-	0	0.05	_	0.05	Vdc
$V_{in} = V_{DD}$ or 0		10	-	0.05	-	0	0.05	_	0.05	Vdc
		15	-	0.05	-	0	0.05	_	0.05	Vdc
"1" Leve	V <sub>OH</sub>	5.0	4.95	_	4.95	5.0	_	4.95	_	Vdc
$V_{in} = 0$ or $V_{DD}$		10	9.95	_	9.95	10	-	9.95	_	Vdc
		15	14.95	-	14.95	15	-	14.95	-	Vdc
Input Voltage (Note 3) "0" Level $(V_O = 4.5 \text{ or } 0.5\text{Vdc})$	V <sub>IL</sub>	5.0	_	1.5	_	2.25	1.5	_	1.5	Vdc
(V <sub>O</sub> = 9.0 or 1.0Vdc)		10	-	3.0	-	4.50	3.0	_	3.0	Vdc
(V <sub>O</sub> = 13.5 or 1.5Vdc)		15	-	4.0	-	6.75	4.0	-	4.0	Vdc
"1" Level (V <sub>O</sub> = 0.5 or 4.5Vdc)	V <sub>IH</sub>	5.0	3.5	_	3.5	2.75	_	3.5	_	Vdc
(V <sub>O</sub> = 1.0 or 9.0Vdc)		10	7.0	_	7.0	5.50	_	7.0	_	Vdc
(V <sub>O</sub> = 1.5 or 13.5Vdc)		15	11.0	_	11.0	8.25	-	11.0	_	Vdc
Output Drive Current Source (V <sub>OH</sub> = 2.5Vdc)	Іон	5.0	7.96	_	6.42	12.83	_	4.49	_	mAdc
(V <sub>OH</sub> = 9.5Vdc)		10	4.19	_	3.38	6.75	_	2.37	_	mAdc
(V <sub>OH</sub> = 13.5Vdc)		15	16.3	_	13.2	26.33	-	9.24	_	mAdc
Sink (V <sub>OL</sub> = 0.4Vdc)	I <sub>OL</sub>	5.0	1.93	_	1.56	3.12	_	1.09	_	mAdc
(V <sub>OL</sub> = 0.5Vdc)		10	4.96	_	4.0	8.0	_	2.5	_	mAdc
(V <sub>OL</sub> = 1.5Vdc)		15	19.3	_	15.6	31.2	_	10.9	_	mAdc
Input Current	l <sub>in</sub>	15	_	±0.1	_	±0.00001	±0.1	-	±0.1	μAdc
Input Capacitance (V <sub>IN</sub> = 0)	C <sub>in</sub>	_	-	-	_	5.0	7.5	-	_	рF
Quiescent Current	I <sub>DD</sub>	5.0	-	5.0	-	0.005	5.0	-	150	μAdc
(Pin5 is High)		10	-	10	-	0.010	10	-	300	μAdc
Auto Reset Disabled		15	-	20	-	0.015	20	-	600	μAdc
Auto Reset Quiescent Current	$I_{DDR}$	5.0	-	200	-	7	200	_	1200	μAdc
(Pin5 is Low)		10	-	250	-	30	250	_	1500	μAdc
		15	_	500	_	82	500	_	2000	μAdc
Total Supply Current	I <sub>T</sub>	5.0		$I_D = (0.4\mu\text{A/kHz}) \text{ f} + I_{DD}$					μAdc	
(Dynamic plus Quiescent, Note 2, Note 4)		10	$I_D = (0.8\mu\text{A/kHz}) \text{ f} + I_{DD}$					μAdc		
,		15			$I_D = ($	1.2μA/kHz) f	+ I <sub>DD</sub>			μAdc

- Note 1. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.
- Note 2. The formulas given are for the typical characteristics only at +25°C.
- Note 3. Noise immunity specified for worst–case input combination. Noise margin for both "1" and "0" = 1.0Vdc min @  $V_{DD}$  = 5Vdc 2.0Vdc min @  $V_{DD}$  = 10Vdc 2.5Vdc min @  $V_{DD}$  = 15Vdc

Note 4. When using the on-chip oscillator the total supply current (in μAdc) becomes:

$$I_T - I_D + 2 C_{tc} V_{DD} f x 10^{-3}$$

where  $I_D$  is in  $\mu A$ ,  $C_{tc}$  is in pF,  $V_{DD}$  in Vdc, and f in kHz.

# **Switching Characteristics:** ( $C_L = 50pF$ , $T_A = +25^{\circ}C$ , Note 2)

Parameter	Symbol	V <sub>DD</sub> Vdc	Min	Тур	Max	Unit
Output Rise Time t <sub>TLH</sub> = (3.0ns/pF) C <sub>L</sub> + 30ns	t <sub>TLH</sub>	5.0	_	180	360	ns
$t_{TLH} = (1.5 \text{ns/pF}) C_L + 15 \text{ns}$		10	_	90	180	ns
$t_{TLH} = (1.1ns/pF) C_L + 10ns$		15	-	65	130	ns
Output Fall Time t <sub>THL</sub> = (1.5ns/pF) C <sub>L</sub> + 25ns	t <sub>THL</sub>	5.0	_	100	200	ns
$t_{THL} = (0.75 \text{ns/pF}) C_L + 12.5 \text{ns}$		10	_	50	100	ns
$t_{THL} = (0.55 \text{ns/pF}) C_L + 9.5 \text{ns}$		15	_	40	80	ns
Turn-Off, Turn-On Clock to Q (2 <sup>8</sup> Output) t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7ns/pF) C <sub>L</sub> + 3415ns	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0	_	3.5	10.5	μs
$t_{PLH}$ , $t_{PHL} = (0.66ns/pF) C_L + 1217ns$		10	_	1.25	3.8	μs
$t_{PLH}$ , $t_{PHL} = (0.5 \text{ns/pF}) C_L + 875 \text{ns}$		15	_	0.9	2.9	μs
Turn-Off, Turn-On Clock to Q (2 <sup>16</sup> Output) t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7ns/pF) C <sub>L</sub> + 5915ns	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0	_	6.0	18	μs
$t_{PLH}, t_{PHL} = (0.66ns/pF) C_L + 3467ns$		10	_	3.5	10	μs
$t_{PLH}$ , $t_{PHL} = (0.5 \text{ns/pF}) C_L + 2475 \text{ns}$		15	_	2.5	7.5	μs
Clock Pulse Width	t <sub>WH(cl)</sub>	5.0	900	300	-	ns
		10	300	100	-	ns
		15	225	85	1	ns
Clock Pulse Frequency	f <sub>cl</sub>	5.0	_	1.5	-	MHz
		10	_	4.0	-	MHz
		15	_	6.0	_	MHz
MR Pulse Width	t <sub>WH(R)</sub>	5.0	900	300	ı	ns
		10	300	100	ı	ns
		15	225	85	-	ns

Note 2. The formulas given are for the typical characteristics only at  $+25^{\circ}$ C.

# **Frequency Selection Table**

Α	В	Number of Counter Stages n	Count 20
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536

# **Truth Table**

<u> </u>						
	Stage					
Pin	0	1				
5	Auto Reset Operating	Auto Reset Disabled				
6	Timer Operational	Master Reset On				
9	Output Initially Low after Reset	Output Initially High after Reset				
10	Single Cycle Mode	Recycle Mode				

## **Operating Characteristics:**

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state. Auto Reset pin set to a "1" provides a lo power operation.

The RC oscillator will oscillate with a frequency determined by the external RC network i.e.,

$$f = \frac{1}{2.3 \; R_{tc}C_{tc}} \qquad \qquad \text{If (1kHz} \le f \le 100kHz)$$

and 
$$R_S \approx 2 R_{tc}$$
 where  $R_S \ge 10 k\Omega$ 

The time select inputs (A and B) provide a two-bit address to output any one or four counter stages (2<sup>8</sup>, 2<sup>10</sup>, 2<sup>13</sup> and 2<sup>16</sup>). The 2<sup>n</sup> counts as shown in the Frequency Selection Table represents the Q output of the N<sup>th</sup> stage of the counter. When A is "1", 2<sup>16</sup> is selected for both states of B. However, when B is "0", normal counting is interrupted and the 9<sup>th</sup> counter stage receives its clock directly from the oscillator (i.e., effectively outputting 2<sup>8</sup>).

The  $Q/\overline{Q}$  select output control pin provides for a choice of output level. When the counter is in a reset condition and  $Q/\overline{Q}$  select pin is set to a "0" the Q output is a "0", correspondingly when  $Q/\overline{Q}$  select pin is set to a "1" the Q output is a "1".


When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the RS flip-flop resets, counting commenced and after  $2^{n-1}$  counts the RS flip-flop sets which causes the output to change state. Hence, after another  $2^{n-1}$  counts the output will not change. Thus, a Master Reset pulse must b applied or a change in the mode pin level is required to reset the single cycle operation.

# **Digital Timer Application:**

When Master Reset (MR) receives a positive pulse, the internal counters and latch are reset. The Q output goes high and remains high until the selected (via A and B) number of clock pulses are counted, the Q output then goes low and remains low until another input pulse is received.

The "one shot" is fully retriggerable and as accurate as the input frequency. An external clock can be used (Pin3 is the clock input, Pin1 and Pin2 are outputs) if additional accuracy is needed.

Notice hat a setup time equal to the desired pulse with output is required immediately following initial power up, during which time Q output will be high.



# NTE4541B 14 8 .600 (15.24) .200 (5.08) .200 (5.08) .200 (5.08) .200 (2.5) Min .785 (19.95) Max

