



ELECTRONICS, INC.  
 44 FARRAND STREET  
 BLOOMFIELD, NJ 07003  
 (973) 748-5089  
<http://www.nteinc.com>

## NTE4527B Integrated Circuit CMOS, BCD Rate Multiplier

**Description:**

The NTE4527B is a BCD rate multiplier (DRM) in a 16-Lead DIP type package that provides an output pulse rate based upon the BCD input number. For example, if 6 is the BCD input number, there will be six output pulses for every ten input pulses. This device may be used for arithmetic operations including multiplication and division. Typical applications include digital filters, motor speed control and frequency synthesizers.

**Features:**

- Quiescent Current = 5nA/Package (Typ) at 5Vdc
- Supply Voltage Range: 3Vdc to 18Vdc
- Low Input Capacitance – 5pF (Typ)
- Internally Synchronized for High Speed
- Output Clocked on the Negative Going Edge of Clock
- Strobe for Inhibiting or Enabling Outputs
- Enable and cascade Inputs for cascade Operation of Two or More DRMs
- “9” Output for the Parallel Enable Configuration and DRMs in Cascade
- Complementary Outputs
- Clear and Set to Nine Inputs

**Absolute Maximum Ratings:** (Voltages referenced to  $V_{SS}$ , Note 1)

DC Supply Voltage, $V_{DD}$ .....	-0.5 to +18.0V
Input Voltage (All Inputs), $V_{in}$ .....	-0.5 to $V_{DD}$ to +0.5V
DC Current Drain (Per Pin), $I$ .....	10mA
Operating Temperature Range, $T_A$ .....	-55° to +125°C
Storage Temperature Range, $T_{stg}$ .....	-65° to +150°C

Note 1. Maximum Ratings are those values beyond which damage to the device may occur.

**Electrical Characteristics:** (Voltages referenced to  $V_{SS}$ , Note 2)

Parameter	Symbol	$V_{DD}$ Vdc	-55°C		+25°C			+125°C		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Output Voltage $V_{in} = V_{DD}$ or 0  $V_{in} = 0$ or $V_{DD}$	“0” Level  $V_{OL}$	5.0	–	0.05	–	0	0.05	–	0.05	Vdc
		10	–	0.05	–	0	0.05	–	0.05	Vdc
		15	–	0.05	–	0	0.05	–	0.05	Vdc
	“1” Level  $V_{OH}$	5.0	4.95	–	4.95	5.0	–	4.95	–	Vdc
		10	9.95	–	9.95	10	–	9.95	–	Vdc
		15	14.95	–	14.95	15	–	14.95	–	Vdc
Input Voltage (Note 4) $(V_O = 4.5$ or $0.5V_{dc})$ $(V_O = 9.0$ or $1.0V_{dc})$ $(V_O = 13.5$ or $1.5V_{dc})$  $(V_O = 0.5$ or $4.5V_{dc})$ $(V_O = 1.0$ or $9.0V_{dc})$ $(V_O = 1.5$ or $13.5V_{dc})$	“0” Level  $V_{IL}$	5.0	–	1.5	–	2.25	1.5	–	1.5	Vdc
		10	–	3.0	–	4.50	3.0	–	3.0	Vdc
		15	–	4.0	–	6.75	4.0	–	4.0	Vdc
	“1” Level  $V_{IH}$	5.0	3.5	–	3.5	2.75	–	3.5	–	Vdc
		10	7.0	–	7.0	5.50	–	7.0	–	Vdc
		15	11.0	–	11.0	8.25	–	11.0	–	Vdc
Output Drive Current $(V_{OH} = 2.5V_{dc})$ $(V_{OH} = 4.6V_{dc})$ $(V_{OH} = 9.5V_{dc})$ $(V_{OH} = 13.5V_{dc})$  $(V_{OL} = 0.4V_{dc})$ $(V_{OL} = 0.5V_{dc})$ $(V_{OL} = 1.5V_{dc})$	Source  $I_{OH}$	5.0	-1.2	–	-1.0	-1.7	–	-0.7	–	mAdc
		5.0	-0.25	–	-0.2	-0.36	–	-0.14	–	mAdc
		10	-0.62	–	-0.5	-0.9	–	-0.35	–	mAdc
		15	-1.8	–	-1.5	-3.5	–	-1.1	–	mAdc
	Sink  $I_{OL}$	5.0	0.64	–	0.51	0.88	–	0.36	–	mAdc
		10	1.6	–	1.3	2.25	–	0.9	–	mAdc
		15	4.2	–	3.4	8.8	–	2.4	–	mAdc
		Input Current	$I_{in}$	15	–	±0.1	–	±0.00001	±0.1	–
Input Capacitance ( $V_{IN} = 0$ )	$C_{in}$	–	–	–	–	5.0	7.5	–	–	pF
Quiescent Current (Per Package)	$I_{DD}$	5.0	–	5.0	–	0.005	5.0	–	150	μAdc
		10	–	10	–	0.010	10	–	300	μAdc
		15	–	20	–	0.015	20	–	600	μAdc
Total Supply Current (Dynamic plus Quiescent, Per Package, $C_L = 50pF$ on all outputs, all buffers switching, Note 3, Note 5)	$I_T$	5.0	$I_T = (0.85\mu A/kHz) f + I_{DD}$							μAdc
		10	$I_T = (1.75\mu A/kHz) f + I_{DD}$							μAdc
		15	$I_T = (2.6\mu A/kHz) f + I_{DD}$							μAdc

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.

Note 4. Noise immunity specified for worst–case input combination.

Noise margin for both “1” and “0” = 1.0Vdc min @  $V_{DD} = 5V_{dc}$   
2.0Vdc min @  $V_{DD} = 10V_{dc}$   
2.5Vdc min @  $V_{DD} = 15V_{dc}$

Note 5. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50pF) + 1.2 \times 10^{-3} (C_L - 50) V_{DD}f$$

where:  $I_T$  is in μA (per package),  $C_L$  in pF,  $V_{DD}$  in Vdc,  $f$  in kHz is input frequency.

**Switching Characteristics:** ( $C_L = 50\text{pF}$ ,  $T_A = +25^\circ\text{C}$ , Note 2)

Parameter	Symbol	V <sub>DD</sub> Vdc	Min	Typ	Max	Unit
Output Rise Time $t_{TLH} = (3.0\text{ns/pF}) C_L + 30\text{ns}$ $t_{TLH} = (1.5\text{ns/pF}) C_L + 15\text{ns}$ $t_{TLH} = (1.1\text{ns/pF}) C_L + 10\text{ns}$	$t_{TLH}$	5.0	–	180	360	ns
		10	–	90	180	ns
		15	–	65	130	ns
Output Fall Time $t_{THL} = (1.5\text{ns/pF}) C_L + 25\text{ns}$ $t_{THL} = (0.75\text{ns/pF}) C_L + 12.5\text{ns}$ $t_{THL} = (0.55\text{ns/pF}) C_L + 9.5\text{ns}$	$t_{THL}$	5.0	–	100	200	ns
		10	–	50	100	ns
		15	–	40	80	ns
Propagation Delay Time, Clock to Out $t_{PLH}, t_{PHL} = (1.7\text{ns/pF}) C_L + 115\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pF}) C_L + 67\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pF}) C_L + 45\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	200	400	ns
		10	–	100	200	ns
		15	–	70	140	ns
Propagation Delay Time, Clock to Out $t_{PLH}, t_{PHL} = (1.7\text{ns/pF}) C_L + 40\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pF}) C_L + 32\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pF}) C_L + 20\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	125	250	ns
		10	–	65	130	ns
		15	–	45	90	ns
Propagation Delay Time, Clock to E <sub>out</sub> $t_{PLH}, t_{PHL} = (1.7\text{ns/pF}) C_L + 210\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pF}) C_L + 97\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pF}) C_L + 60\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	295	590	ns
		10	–	130	260	ns
		15	–	85	170	ns
Propagation Delay Time, Clock to “9” $t_{PLH}, t_{PHL} = (1.7\text{ns/pF}) C_L + 315\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pF}) C_L + 122\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pF}) C_L + 85\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	400	800	ns
		10	–	155	310	ns
		15	–	110	220	ns
Propagation Delay Time, Set or Clear to Out $t_{PLH}, t_{PHL} = (1.7\text{ns/pF}) C_L + 295\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pF}) C_L + 132\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pF}) C_L + 85\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	380	760	ns
		10	–	165	330	ns
		15	–	110	220	ns
Propagation Delay Time, Cascade to Out $t_{PLH}, t_{PHL} = (1.7\text{ns/pF}) C_L + 40\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pF}) C_L + 32\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pF}) C_L + 20\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	125	250	ns
		10	–	65	130	ns
		15	–	45	90	ns
Propagation Delay Time, Strobe to Out $t_{PLH}, t_{PHL} = (1.7\text{ns/pF}) C_L + 145\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pF}) C_L + 72\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pF}) C_L + 45\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	230	260	ns
		10	–	105	210	ns
		15	–	70	140	ns
Clock Pulse Width	$t_{WH}$	5.0	500	250	–	ns
		10	200	110	–	ns
		15	150	80	–	ns

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.

**Switching Characteristics:** ( $C_L = 50\text{pF}$ ,  $T_A = +25^\circ\text{C}$ , Note 2)

Parameter	Symbol	$V_{DD}$ Vdc	Min	Typ	Max	Unit
Clock Pulse Frequency	$f_{cl}$	5.0	–	2.0	1.2	MHz
		10	–	4.5	2.5	MHz
		15	–	6.0	3.5	MHz
Clock Pulse Rise and Fall Time	$t_{TLH}$ , $t_{THL}$	5.0	–	–	15	$\mu\text{s}$
		10	–	–	15	$\mu\text{s}$
		15	–	–	15	$\mu\text{s}$
Set or Clear Pulse Width	$t_{WH}$	5.0	240	80	–	ns
		10	100	35	–	ns
		15	75	30	–	ns
Set Removal Time	$t_{rem}$	5.0	0	–20	–	ns
		10	0	–10	–	ns
		15	0	–7.5	–	ns
Enable In Setup Time	$t_{su}$	5.0	400	175	–	ns
		10	150	60	–	ns
		15	120	45	–	ns

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at  $+25^\circ\text{C}$ .

**Truth Table**

Inputs										Output			
										Logic Level			
										Number of Pulses			
D	C	B	A	No. Of Clock Pulses	$E_{in}$	STROBE	CASCADE	CLEAR	SET	OUT	$\overline{\text{OUT}}$	$E_{out}$	“9”
0	0	0	0	10	0	0	0	0	0	0	1	1	1
0	0	0	1	10	0	0	0	0	0	1	1	1	1
0	0	1	0	10	0	0	0	0	0	2	2	1	1
0	0	1	1	10	0	0	0	0	0	3	3	1	1
0	1	0	0	10	0	0	0	0	0	4	4	1	1
0	1	0	1	10	0	0	0	0	0	5	5	1	1
0	1	1	0	10	0	0	0	0	0	6	6	1	1
0	1	1	1	10	0	0	0	0	0	7	7	1	1
1	0	0	0	10	0	0	0	0	0	8	8	1	1
1	0	0	1	10	0	0	0	0	0	9	9	1	1
1	0	1	0	10	0	0	0	0	0	8	8	1	1
1	0	1	1	10	0	0	0	0	0	9	9	1	1
1	1	0	0	10	0	0	0	0	0	8	8	1	1
1	1	0	1	10	0	0	0	0	0	9	9	1	1
1	1	1	0	10	0	0	0	0	0	8	8	1	1
1	1	1	1	10	0	0	0	0	0	9	9	1	1
X	X	X	X	10	1	0	0	0	0	–	–	–	–
X	X	X	X	10	0	1	0	0	0	0	1	1	1
X	X	X	X	10	0	0	1	0	0	1	0	1	1
1	X	X	X	10	0	0	0	1	0	10	10	1	0
0	X	X	X	10	0	0	0	1	0	0	1	1	0
X	X	X	X	10	0	0	0	0	1	0	1	0	1

X = Don’t Care

### Pin Connection Diagram

