



ELECTRONICS, INC.
44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089

<http://www.nteinc.com>

NTE4508B **Integrated Circuit** **CMOS, Dual 4-Bit Latch**

Description:

The NTE4508B is a dual 4-bit latch in a 24-Lead DIP type package constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The part consists of two identical, independent 4-bit latches with separate Strobe (ST) and Master Reset (MR) controls. Separate Disable inputs force the outputs to a high impedance state and allow the devices to be used in time sharing bus line applications.

These complementary MOS latches find primary use in buffer storage, holding register, or general digital logic functions where low power dissipation and/or high noise immunity is desired.

Features:

- High Fanout > 50
- Input Impedance = 10^{12} Ohms (Typ)
- 3-State Output
- Supply Voltage Range: 3Vdc to 18Vdc
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

Absolute Maximum Ratings: (Voltages referenced to V_{SS} , Note 1)

DC Supply Voltage, V_{DD}	-0.5 to +18.0V
Input Voltage (All Inputs), V_{in}	-0.5 to V_{DD} to +0.5V
DC Current Drain (Per Pin), I	10mA
Operating Temperature Range, T_A	-55° to +125°C
Storage Temperature Range, T_{stg}	-65° to +150°C

- Note 1. Maximum Ratings are those values beyond which damage to the device may occur.
- Note 2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{9in9} and V_{9out9} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic level (e.g., either V_{SS} or V_{DD}).

Electrical Characteristics: (Voltages referenced to V_{SS}, Note 2)

Parameter	Symbol	V _{DD} Vdc	-55°C		+25°C			+125°C		Unit	
			Min	Max	Min	Typ	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	–	0.05	–	0	0.05	–	0.05	Vdc	
		10	–	0.05	–	0	0.05	–	0.05	Vdc	
		15	–	0.05	–	0	0.05	–	0.05	Vdc	
	V _{OH}	5.0	4.95	–	4.95	5.0	–	4.95	–	Vdc	
		10	9.95	–	9.95	10	–	9.95	–	Vdc	
		15	14.9 5	–	14.9 5	15	–	14.9 5	–	Vdc	
Input Voltage (Note 4) (V _O = 4.5 or 0.5Vdc) (V _O = 9.0 or 1.0Vdc) (V _O = 13.5 or 1.5Vdc)	V _{IL}	5.0	–	1.5	–	2.25	1.5	–	1.5	Vdc	
		10	–	3.0	–	4.50	3.0	–	3.0	Vdc	
		15	–	4.0	–	6.75	4.0	–	4.0	Vdc	
	V _{IH}	5.0	3.5	–	3.5	2.75	–	3.5	–	Vdc	
		10	7.0	–	7.0	5.50	–	7.0	–	Vdc	
		15	11.0	–	11.0	8.25	–	11.0	–	Vdc	
Output Drive Current (V _{OH} = 2.5Vdc) (V _{OH} = 4.6Vdc) (V _{OH} = 9.5Vdc) (V _{OH} = 13.5Vdc)	Source	I _{OH}	5.0	-1.2	–	-1.0	-1.7	–	-0.7	–	mAdc
			5.0	-0.2 5	–	-0.2	-0.36	–	-0.1 4	–	mAdc
			10	-0.6 2	–	-0.5	-0.9	–	-0.3 5	–	mAdc
			15	-1.8	–	-1.5	-3.5	–	-1.1	–	mAdc
	Sink	I _{OL}	5.0	0.64	–	0.51	0.88	–	0.36	–	mAdc
			10	1.6	–	1.3	2.25	–	0.9	–	mAdc
			15	4.2	–	3.4	8.8	–	2.4	–	mAdc
			15	–	±0.1	–	±0.0000 1	±0.1	–	±0.1	μAdc
Input Current	I _{in}	15	–	±0.1	–	±0.0000 1	±0.1	–	±0.1	μAdc	
Input Capacitance (V _{IN} = 0)	C _{in}	–	–	–	–	5.0	7.5	–	–	pF	
Quiescent Current (Per Package)	I _{DD}	5.0	–	5.0	–	0.005	5.0	–	150	μAdc	
		10	–	10	–	0.010	10	–	300	μAdc	
		15	–	20	–	0.015	20	–	600	μAdc	
Total Supply Current (Dynamic plus Quiescent, Per Package, C _L = 50pF on all outputs, all buffers switching, Note 3, Note 5)	I _T	5.0	I _T = (1.46μA/kHz) f + I _{DD}						–	μAdc	
		10	I _T = (2.91μA/kHz) f + I _{DD}						–	μAdc	
		15	I _T = (4.37μA/kHz) f + I _{DD}						–	μAdc	
Three State Leakage Current	I _{TL}	15	–	±0.1	–	±0.0000 1	±0.1	–	±3.0	μAdc	

Note 2. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.

Note 4. Noise immunity specified for worst-case input combination.

$$\begin{aligned} \text{Noise margin for both "1" and "0"} &= 1.0\text{Vdc min @ } V_{DD} = 5\text{Vdc} \\ &\quad 2.0\text{Vdc min @ } V_{DD} = 10\text{Vdc} \\ &\quad 2.5\text{Vdc min @ } V_{DD} = 15\text{Vdc} \end{aligned}$$

Note 5. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50\text{pF}) + 8 \times 10^{-3} (C_L - 50) V_{DDf}$$

where: I_T is in μA (per package), C_L in pF, V_{DD} in Vdc, f in kHz is input frequency.

Switching Characteristics: ($C_L = 50\text{pF}$, $T_A = +25^\circ\text{C}$, Note 2)

Parameter	Symbol	V_{DD} V_{dc}	Min	Typ	Max	Unit
Output Rise Time $t_{TLH} = (3.0\text{ns/pf}) C_L + 30\text{ns}$ $t_{TLH} = (1.5\text{ns/pf}) C_L + 15\text{ns}$ $t_{TLH} = (1.1\text{ns/pf}) C_L + 10\text{ns}$	t_{TLH}	5.0	–	180	360	ns
		10	–	90	180	ns
		15	–	65	130	ns
Output Fall Time $t_{THL} = (1.5\text{ns/pf}) C_L + 25\text{ns}$ $t_{THL} = (0.75\text{ns/pf}) C_L + 12.5\text{ns}$ $t_{THL} = (0.55\text{ns/pf}) C_L + 9.5\text{ns}$	t_{THL}	5.0	–	100	200	ns
		10	–	50	100	ns
		15	–	40	80	ns
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7\text{ns/pf}) C_L + 135\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pf}) C_L + 57\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pf}) C_L + 35\text{ns}$	t_{PLH}, t_{PHL}	5.0	–	220	440	ns
		10	–	90	180	ns
		15	–	60	120	ns
Master Reset Pulse Width	$t_{WH(R)}$	5.0	200	100	–	ns
		10	100	50	–	ns
		15	70	35	–	ns
Strobe Pulse Width	$t_{WH(S)}$	5.0	140	70	–	ns
		10	70	35	–	ns
		15	40	20	–	ns
Setup Time	t_{su}	5.0	50	25	–	ns
		10	20	10	–	ns
		15	10	5	–	ns
Hold Time	t_h	5.0	0	0	–	ns
		10	0	0	–	ns
		15	0	0	–	ns
3-State Propagation Delay, Output “1” to High Impedance $t_{PHZ} = (0.49\text{ns/pF}) C_L + 60.5\text{ns}$ $t_{PHZ} = (0.29\text{ns/pF}) C_L + 35.5\text{ns}$ $t_{PHZ} = (0.19\text{ns/pF}) C_L + 25.5\text{ns}$	t_{PHZ}	5.0	–	85	170	ns
		10	–	50	100	ns
		15	–	35	70	ns
3-State Propagation Delay, High Impedance to Output “1” $t_{PZH} = (0.41\text{ns/pF}) C_L + 64.5\text{ns}$ $t_{PZH} = (0.31\text{ns/pF}) C_L + 34.5\text{ns}$ $t_{PZH} = (0.30\text{ns/pF}) C_L + 20\text{ns}$	t_{PZH}	5.0	–	85	170	ns
		10	–	50	100	ns
		15	–	35	70	ns
3-State Propagation Delay, Output “0” to High Impedance $t_{PLZ} = (0.32\text{ns/pF}) C_L + 49\text{ns}$ $t_{PLZ} = (0.29\text{ns/pF}) C_L + 25.5\text{ns}$ $t_{PLZ} = (0.28\text{ns/pF}) C_L + 16\text{ns}$	t_{PLZ}	5.0	–	65	130	ns
		10	–	40	80	ns
		15	–	30	60	ns

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at $+25^\circ\text{C}$.

Switching Characteristics (Cont'd): ($C_L = 50\text{pF}$, $T_A = +25^\circ\text{C}$, Note 2)

Parameter	Symbol	V_{DD} Vdc	Min	Typ	Max	Unit
3-State Propagation Delay, High Impedance to Output "0" $t_{PZL} = (0.49\text{ns/pF}) C_L + 60.5\text{ns}$ $t_{PZL} = (0.29\text{ns/pF}) C_L + 35.5\text{ns}$ $t_{PZL} = (0.19\text{ns/pF}) C_L + 25.5\text{ns}$	t_{PZL}	5.0	-	85	170	ns
		10	-	50	100	ns
		15	-	35	70	ns

Note 2. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.

Note 3. The formulas given are for the typical characteristics only at $+25^\circ\text{C}$.

Truth Table

MR	ST	Disable	D3	D2	D1	D0	Q3	Q2	Q1	Q0
0	1	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	0	0	0	1
0	1	0	0	0	1	0	0	0	1	0
0	1	0	0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	1	0	0	0
0	0	0	X	X	X	X	Latching			
1	X	0	X	X	X	X	0	0	0	0
X	X	1	X	X	X	X	High Impedance			

X = Don't Care

Pin Connection Diagram



