



ELECTRONICS, INC.  
 44 FARRAND STREET  
 BLOOMFIELD, NJ 07003  
 (973) 748-5089  
<http://www.nteinc.com>

## NTE4502B Integrated Circuit CMOS, Strobed Hex Inverter/Buffer

**Description:**

The NTE4502B is a strobed hex buffer/inverter in a 16-Lead DIP type package with 3-state output, an inhibit control, and guaranteed TTL drive over the temperature range. The 3-state output simplifies design by allowing a common bus.

**Features:**

- Separate Output Disable Control
- 3-State Output
- Output Impedance = 200 Ohms at 5V Supply Guaranteed Over Full Temperature Range
- Input Impedance =  $10^{12}$  Ohms (Typ)
- Supply Voltage Range: 3Vdc to 18Vdc
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

**Absolute Maximum Ratings:** (Voltages referenced to  $V_{SS}$ , Note 1)

DC Supply Voltage, $V_{DD}$ .....	-0.5 to +18.0V
Input Voltage (All Inputs), $V_{in}$ .....	-0.5 to $V_{DD}$ to +0.5V
DC Current Drain, I	
Per Input Pin .....	10mA
Per Output Pin .....	30mA
Operating Temperature Range, $T_A$ .....	-55° to +125°C
Storage Temperature Range, $T_{stg}$ .....	-65° to +150°C

- Note 1. Maximum Ratings are those values beyond which damage to the device may occur.
- Note 2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .  
 Unused inputs must always be tied to an appropriate logic level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

**Electrical Characteristics:** (Voltages referenced to  $V_{SS}$ , Note 2)

Parameter	Symbol	$V_{DD}$ Vdc	-55°C		+25°C			+125°C		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Output Voltage “0” Level $V_{in} = V_{DD}$ or 0  “1” Level $V_{in} = 0$ or $V_{DD}$	$V_{OL}$	5.0	-	0.05	-	0	0.05	-	0.05	Vdc
		10	-	0.05	-	0	0.05	-	0.05	Vdc
		15	-	0.05	-	0	0.05	-	0.05	Vdc
	$V_{OH}$	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
		10	9.95	-	9.95	10	-	9.95	-	Vdc
		15	14.95	-	14.95	15	-	14.95	-	Vdc
Input Voltage (Note 4) “0” Level ( $V_O = 4.5$ or $0.5$ Vdc) ( $V_O = 9.0$ or $1.0$ Vdc) ( $V_O = 13.5$ or $1.5$ Vdc)  “1” Level ( $V_O = 0.5$ or $4.5$ Vdc) ( $V_O = 1.0$ or $9.0$ Vdc) ( $V_O = 1.5$ or $13.5$ Vdc)	$V_{IL}$	5.0	-	1.5	-	2.25	1.5	-	1.5	Vdc
		10	-	3.0	-	4.50	3.0	-	3.0	Vdc
		15	-	4.0	-	6.75	4.0	-	4.0	Vdc
	$V_{IH}$	5.0	3.5	-	3.5	2.75	-	3.5	-	Vdc
		10	7.0	-	7.0	5.50	-	7.0	-	Vdc
		15	11.0	-	11.0	8.25	-	11.0	-	Vdc
Output Drive Current Source ( $V_{OH} = 2.5$ Vdc) ( $V_{OH} = 4.6$ Vdc) ( $V_{OH} = 9.5$ Vdc) ( $V_{OH} = 13.5$ Vdc)  Sink ( $V_{OL} = 0.4$ Vdc) ( $V_{OL} = 0.5$ Vdc) ( $V_{OL} = 1.5$ Vdc)	$I_{OH}$	5.0	-1.2	-	-1.0	-1.7	-	-0.7	-	mAdc
		5.0	-0.25	-	-0.2	-0.36	-	-0.14	-	mAdc
		10	-0.62	-	-0.5	-0.9	-	-0.35	-	mAdc
		15	-1.8	-	-1.5	-3.5	-	-1.1	-	mAdc
	$I_{OL}$	5.0	3.5	-	2.8	6.6	-	2.0	-	mAdc
		10	7.8	-	6.3	17.0	-	4.4	-	mAdc
15		29.0	-	24.0	66.0	-	16.0	-	mAdc	
Input Current	$I_{in}$	15	-	$\pm 0.1$	-	$\pm 0.00001$	$\pm 0.1$	-	$\pm 0.1$	$\mu$ Adc
Input Capacitance ( $V_{IN} = 0$ )	$C_{in}$	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)	$I_{DD}$	5.0	-	1.0	-	0.002	1.0	-	30	$\mu$ Adc
		10	-	2.0	-	0.004	2.0	-	60	$\mu$ Adc
		15	-	4.0	-	0.006	4.0	-	120	$\mu$ Adc
Total Supply Current (Dynamic plus Quiescent, Per Package, $C_L = 50$ pF on all outputs, all buffers switching, Note 3, Note 5)	$I_T$	5.0	$I_T = (2.7\mu A/kHz) f + I_{DD}$							$\mu$ Adc
		10	$I_T = (5.3\mu A/kHz) f + I_{DD}$							$\mu$ Adc
		15	$I_T = (8.0\mu A/kHz) f + I_{DD}$							$\mu$ Adc
Three State Leakage Current	$I_{TL}$	15	-	$\pm 0.1$	-	$\pm 0.00001$	$\pm 0.1$	-	$\pm 3.0$	$\mu$ Adc

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.

Note 4. Noise immunity specified for worst–case input combination.

Noise margin for both “1” and “0” = 1.0Vdc min @  $V_{DD} = 5$ Vdc  
2.0Vdc min @  $V_{DD} = 10$ Vdc  
2.5Vdc min @  $V_{DD} = 15$ Vdc

Note 5. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50pF) + 6 \times 10^{-3} (C_L - 50) V_{DD}f$$

where:  $I_T$  is in  $\mu$ A (per package),  $C_L$  in pF,  $V_{DD}$  in Vdc,  $f$  in kHz is input frequency.

**Switching Characteristics:** ( $C_L = 50\text{pF}$ ,  $T_A = +25^\circ\text{C}$ , Note 2)

Parameter	Symbol	$V_{DD}$ Vdc	Min	Typ	Max	Unit
Output Rise Time $t_{TLH} = (3.0\text{ns/pf}) C_L + 30\text{ns}$ $t_{TLH} = (1.5\text{ns/pf}) C_L + 15\text{ns}$ $t_{TLH} = (1.1\text{ns/pf}) C_L + 10\text{ns}$	$t_{TLH}$	5.0	–	180	360	ns
		10	–	90	180	ns
		15	–	65	130	ns
Output Fall Time $t_{THL} = (0.6\text{ns/pf}) C_L + 10\text{ns}$ $t_{THL} = (0.3\text{ns/pf}) C_L + 5.0\text{ns}$ $t_{THL} = (0.27\text{ns/pf}) C_L + 1.5\text{ns}$	$t_{THL}$	5.0	–	40	80	ns
		10	–	20	40	ns
		15	–	15	30	ns
Propagation Delay Time, Data to Q	$t_{PHL}$	5.0	–	135	270	ns
		10	–	55	110	ns
		15	–	40	80	ns
Propagation Delay Time, Inhibit to Q	$t_{PHL}$	5.0	–	335	670	ns
		10	–	145	290	ns
		15	–	95	190	ns
Propagation Delay Time, Data to Q, Inhibit to Q	$t_{PLH}$	5.0	–	295	590	ns
		10	–	130	260	ns
		15	–	95	190	ns
3-State Propagation Delay, Output “1” to High Impedance	$t_{PHZ}$	5.0	–	65	130	ns
		10	–	30	60	ns
		15	–	25	50	ns
3-State Propagation Delay, High Impedance to Output “1”	$t_{PZH}$	5.0	–	260	520	ns
		10	–	105	210	ns
		15	–	80	160	ns
3-State Propagation Delay, Output “0” to High Impedance	$t_{PLZ}$	5.0	–	65	130	ns
		10	–	30	60	ns
		15	–	25	50	ns
3-State Propagation Delay, High Impedance to Output “0”	$t_{PZL}$	5.0	–	260	520	ns
		10	–	105	210	ns
		15	–	80	160	ns

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.

**Truth Table**

$D_n$	Inhibit	Disable	$Q_n$
0	0	0	1
1	0	0	0
X	1	0	0
X	X	1	High Impedance

X = Don’t Care

### Pin Connection Diagram

