



ELECTRONICS, INC.  
 44 FARRAND STREET  
 BLOOMFIELD, NJ 07003  
 (973) 748-5089  
<http://www.nteinc.com>

## NTE4024B Integrated Circuit CMOS, 7-Stage Ripple Counter 14-Lead DIP Type Package

**Description:**

The NTE4024B is a 7-stage ripple counter with short propagation delays and high maximum clock rates. The Reset input has standard noise immunity, however the Clock input has increased noise immunity due to Hysteresis. The output of each counter stage is buffered.

**Features:**

- Diode Protection on All Inputs
- Output Transitions Occur on the falling Edge of the Clock Pulse
- Supply Voltage Range: 3Vdc to 18Vdc
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range

**Absolute Maximum Ratings:** (Voltages referenced to  $V_{SS}$ , Note 1)

DC Supply Voltage, $V_{DD}$ .....	-0.5 to +18.0V
Input Voltage (DC or Transient), $V_{in}$ .....	-0.5 to $V_{DD}$ to +0.5V
Output Voltage (DC or Transient), $V_{out}$ .....	-0.5 to $V_{DD}$ to +0.5V
Input Current (DC or Transient, Per Pin), $I_{in}$ .....	$\pm 10$ mA
Output Current (DC or Transient, Per Pin), $I_{out}$ .....	$\pm 10$ mA
Power Dissipation (Per Package), $P_D$ .....	500mW
Temperature Derating (from +65° to +125°C) .....	-7.0mW/°C
Storage Temperature, $T_{stg}$ .....	-65° to +150°C
Lead Temperature (During Soldering, 8sec max), $T_L$ .....	+260°C

Note 1. Maximum Ratings are those values beyond which damage to the device may occur.

**Electrical Characteristics:** (Voltages referenced to  $V_{SS}$ , Note 2)

Parameter	Symbol	$V_{DD}$ Vdc	-55°C		+25°C			+125°C		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Output Voltage “0” Level $V_{in} = V_{DD}$ or 0  “1” Level $V_{in} = 0$ or $V_{DD}$	$V_{OL}$	5.0	–	0.05	–	0	0.05	–	0.05	Vdc
		10	–	0.05	–	0	0.05	–	0.05	Vdc
		15	–	0.05	–	0	0.05	–	0.05	Vdc
	$V_{OH}$	5.0	4.95	–	4.95	5.0	–	4.95	–	Vdc
		10	9.95	–	9.95	10	–	9.95	–	Vdc
		15	14.95	–	14.95	15	–	14.95	–	Vdc
Input Voltage “0” Level ( $V_O = 4.5$ or $0.5V_{dc}$ ) ( $V_O = 9.0$ or $1.0V_{dc}$ ) ( $V_O = 13.5$ or $1.5V_{dc}$ )  “1” Level ( $V_O = 0.5$ or $4.5V_{dc}$ ) ( $V_O = 1.0$ or $9.0V_{dc}$ ) ( $V_O = 1.5$ or $13.5V_{dc}$ )	$V_{IL}$	5.0	–	1.5	–	2.25	1.5	–	1.5	Vdc
		10	–	3.0	–	4.50	3.0	–	3.0	Vdc
		15	–	4.0	–	6.75	4.0	–	4.0	Vdc
	$V_{IH}$	5.0	3.5	–	3.5	2.75	–	3.5	–	Vdc
		10	7.0	–	7.0	5.50	–	7.0	–	Vdc
		15	11.0	–	11.0	8.25	–	11.0	–	Vdc
Output Drive Current Source ( $V_{OH} = 2.5V_{dc}$ ) ( $V_{OH} = 4.6V_{dc}$ ) ( $V_{OH} = 9.5V_{dc}$ ) ( $V_{OH} = 13.5V_{dc}$ )  Sink ( $V_{OL} = 0.4V_{dc}$ ) ( $V_{OL} = 0.5V_{dc}$ ) ( $V_{OL} = 1.5V_{dc}$ )	$I_{OH}$	5.0	–3.0	–	–2.4	–4.2	–	–1.7	–	mAdc
		5.0	–0.64	–	–0.51	–0.88	–	–0.36	–	mAdc
		10	–1.6	–	–1.3	–2.25	–	–0.9	–	mAdc
		15	–4.2	–	–3.4	–8.8	–	–2.4	–	mAdc
	$I_{OL}$	5.0	0.64	–	0.51	0.88	–	0.36	–	mAdc
		10	1.6	–	1.3	2.25	–	0.9	–	mAdc
		15	4.2	–	3.4	8.8	–	2.4	–	mAdc
	Input Current	$I_{in}$	15	–	±0.1	–	±0.00001	±0.1	–	±0.1
Input Capacitance ( $V_{IN} = 0$ )	$C_{in}$	–	–	–	–	5.0	7.5	–	–	pF
Quiescent Current (Per Package)	$I_{DD}$	5.0	–	5.0	–	0.005	5.0	–	150	μAdc
		10	–	10	–	0.010	10	–	300	μAdc
		15	–	20	–	0.015	20	–	600	μAdc
Total Supply Current (Dynamic plus Quiescent, Per Package, $C_L = 50pF$ on all outputs, all buffers switching, Note 3, Note 4)	$I_T$	5.0	$I_T = (0.31\mu A/kHz) f + I_{DD}$							μAdc
		10	$I_T = (0.60\mu A/kHz) f + I_{DD}$							μAdc
		15	$I_T = (1.89\mu A/kHz) f + I_{DD}$							μAdc

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.

Note 4. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50pF) + (C_L - 50) V_{fk}$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts,  $f$  in kHz is input frequency, and  $k = 0.001$ .

**Switching Characteristics:** ( $C_L = 50\text{pF}$ ,  $T_A = +25^\circ\text{C}$ , Note 2)

Parameter	Symbol	V <sub>DD</sub> Vdc	Min	Typ	Max	Unit		
Output Rise and Fall Time $t_{TLH}, t_{THL} = (1.5\text{ns/pf}) C_L + 25\text{ns}$ $t_{TLH}, t_{THL} = (0.75\text{ns/pf}) C_L + 12.5\text{ns}$ $t_{TLH}, t_{THL} = (0.55\text{ns/pf}) C_L + 9.5\text{ns}$	$t_{TLH},$ $t_{THL}$	5.0	–	100	200	ns		
		10	–	50	100	ns		
		15	–	40	80	ns		
Propagation Delay Time Clock to Q1 $t_{PLH}, t_{PHL} = (1.7\text{ns/pf}) C_L + 295\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pf}) C_L + 117\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pf}) C_L + 85\text{ns}$ Clock to Q7 $t_{PLH}, t_{PHL} = (1.7\text{ns/pf}) C_L + 915\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pf}) C_L + 367\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pf}) C_L + 275\text{ns}$ Reset to Q <sub>n</sub> $t_{PLH}, t_{PHL} = (1.7\text{ns/pf}) C_L + 415\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pf}) C_L + 217\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pf}) C_L + 155\text{ns}$	$t_{PLH},$ $t_{PHL}$	5.0	–	380	600	ns		
		10	–	150	230	ns		
		15	–	110	175	ns		
		5.0	–	1000	2000	ns		
		10	–	400	750	ns		
		15	–	300	565	ns		
		5.0	–	500	800	ns		
		10	–	250	400	ns		
		15	–	180	300	ns		
		Clock Pulse Width	$t_{WH}$	5.0	500	200	–	ns
				10	165	60	–	ns
				15	125	40	–	ns
Reset Pulse Width	$t_{WH}$	5.0	600	375	–	ns		
		10	350	200	–	ns		
		15	260	150	–	ns		
Reset Removal Time	$t_{rem}$	5.0	625	250	–	ns		
		10	190	75	–	ns		
		15	145	50	–	ns		
Clock Input Rise and Fall Time	$t_{TLH},$ $t_{THL}$	5.0	–	–	1.0	s		
		10	–	–	8.0	ms		
		15	–	–	200	μs		
Input Pulse Frequency	$f_{cl}$	5.0	–	2.5	1.0	MHz		
		10	–	8.0	3.0	MHz		
		15	–	12.0	4.0	MHz		

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.

### Truth Table

CLOCK	Reset	Output State
0	0	No Change
0	1	All Outputs Low
1	0	No Change
1	1	All Outputs Low
	0	No Change
	1	All Outputs Low
	0	Advance One Count
	1	All Outputs Low

### Pin Connection Diagram

