



ELECTRONICS, INC.
 44 FARRAND STREET
 BLOOMFIELD, NJ 07003
 (973) 748-5089
<http://www.nteinc.com>

NTE40194B Integrated Circuit CMOS, 4-Bit Bidirectional Universal Shift Register

Description:

The NTE40194B is a universal shift register in a 16-Lead DIP type package featuring parallel inputs, parallel outputs SHIFT RIGHT and SHIFT LEFT serial inputs, an a direct overriding clear input. In the parallel-load mode (S0 and S1 are high), dat is loaded into the associated flip-flop and appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift right and shift left are accomplished synchronously on the positive clock edge with data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clocking of the register is inhibited when both mode control inputs are low. When low, the $\overline{\text{RESET}}$ input resets all stages and forces all outputs low.

Features:

- Medium-Speed Operation: $f_{CL} = 12\text{Mhz}$ (TYP) at $V_{DD} = 10\text{V}$
- Full Static Operation
- Synchronous Parallel or Serial Operation
- Asynchronous Master Reset
- Standardized, Symmetrical Output Characteristics
- 5V, 10V, and 15V Parametric Ratings

Applications:

- Arithmetic Unit Bus Registers
- Serial/Parallel Conversions
- General-Purpose Register for Bus-Organized Systems
- General-Purpose Registers

Absolute Maximum Ratings:

DC Supply Voltage Range (Voltages Referenced to V_{SS}), V_{DD}	-0.5 to +20V
Input Voltage Range (All Inputs)	-0.5 to $V_{DD}+0.5\text{V}$
DC Input Current (Any One Input)	$\pm 10\text{mA}$
Power Dissipation (Per Package), P_D	
For $T_A = -55^\circ$ to $+100^\circ\text{C}$	500mW
For $T_A = +100^\circ$ to $+125^\circ\text{C}$	Derate Linearly at $12\text{mW}/^\circ\text{C}$ to 200mW
Device Dissipation (Per Output Transistor)	
For $T_A =$ Full Package Temperature Range	100mW
Operating Temperature Range, T_A	-55° to $+125^\circ\text{C}$
Storage Temperature Range, T_{stg}	-65° to $+150^\circ\text{C}$
Lead Temperature (During Soldering, 10sec), T_L	$+265^\circ\text{C}$

Recommended Operating Conditions: ($T_A = +25^\circ\text{C}$, Note 1 unless otherwise specified)

Parameter	Symbol	V_{DD} (V)	Limits		Unit
			Min	Max	
Supply Voltage Range (Full T_A = Full Package Temperature Range)	-	-	3	18	V
Setup Time D0, D3, SR_{IN} , SL_{IN} to Clock	t_S	5	100	-	ns
		10	70	-	ns
SELECT 0, SELECT 1 to Clock		5	400	-	ns
		10	220	-	ns
Hold Time D0, D3, SR_{IN} , SL_{IN} to Clock	t_H	15	50	-	ns
		5	0	-	ns
SELECT 0, SELECT 1 to Clock		10	0	-	ns
		15	0	-	ns
Clock Pulse Width	t_W	5	180	2.0	ns
		10	80	4.0	ns
		15	50	5.5	ns
Clock Input Frequency	f_{CL}	5	-	3.0	Mhz
		10	-	6.0	Mhz
		15	-	8.0	MHz
Clock Input Rise or Fall Time	t_{rCL} , t_{fCL}	5	1000	-	μs
		10	100	-	μs
		15	100	-	μs
Reset Pulse Width	t_{WR}	5	300	-	ns
		10	200	-	ns
		15	140	-	ns

Note 1. For maximum reliability, nominal operating conditions should be selected so that operation is always within the above ranges.

Static Electrical Characteristics:

Characteristic	Conditions			Limits at Indicated Temperature ($^\circ\text{C}$)							Units
	V_O (V)	V_{IN} (V)	V_{DD} (V)	-55°C	-40°C	$+85^\circ\text{C}$	$+125^\circ\text{C}$	$+25^\circ\text{C}$			
								Min.	Typ.	Max.	
Quiescent Device Current, I_{DD} Max	-	0,5	5	5	5	150	150	-	0.04	5	μA
	-	0,10	10	10	10	300	300	-	0.04	10	μA
	-	0,15	15	20	20	600	600	-	0.04	20	μA
	-	0,20	20	100	100	3000	3000	-	0.08	1000	μA
Output Low (Sink) Current I_{OL} Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.0	-	mA
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	mA
	1.5	0,15	15	4.2	4.0	2.8	2.4	3.4	6.8	-	mA
Output High (Source) Current I_{OH} Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1.0	-	mA
	2.5	0,5	5	-2.0	-1.8	-1.3	-1.15	-1.6	-3.2	-	mA
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	mA
	13.5	0,15	15	-4.2	-4.0	-2.8	-2.4	-3.4	-6.8	-	mA

Static Electrical Characteristics (Cont'd):

Characteristic	Conditions			Limits at Indicated Temperature (°C)						Units	
	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55°C	-40°C	+85°C	+125°C	+25°C			
								Min.	Typ.		Max.
Output Voltage Low-Level V _{OL} Max.	-	0,5	5	0.05				-	0	0.05	V
	-	0,10	10	0.05				-	0	0.05	V
	-	0,15	15	0.05				-	0	0.05	V
Output Voltage High-Level V _{OH} Min.	-	0,5	5	4.95				4.95	5	-	V
	-	0,10	10	9.95				9.95	10	-	V
	-	0,15	15	14.95				14.95	15	-	V
Input Voltage Low-Level V _{IL} Max.	0,5, 4,5	-	5	1.5				-	-	1.5	V
	1,9	-	10	3.0				-	-	3.0	V
	1,5,13,5	-	15	4.0				-	-	4.0	V
Input Voltage High-Level V _{IH} Min.	0,5, 4,5	-	5	3.5				3.5	-	-	V
	1,9	-	10	7.0				7.0	-	-	V
	1,5,13,5	-	15	11.0				11.0	-	-	V
Input Current, I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1.0	±1.0	-	±10 ⁻⁵	±0.1	µA
3-State Output Leakage Current, I _{OUT} Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10 ⁻⁴	±0.4	µA




Dynamic Electrical Characteristics: (T_A = +25°C, C_L = 50pF, R_L = 200kΩ, t_r and t_f = 20ns unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Clock Operation						
Propagation Delay Time Clock to Q	t _{PHL} or t _{PLH}	V _{DD} = 5V	-	220	440	ns
		V _{DD} = 10V	-	100	200	ns
		V _{DD} = 15V	-	70	140	ns
Output Transition Time	t _{THL} , t _{TLH}	V _{DD} = 5V	-	100	200	ns
		V _{DD} = 10V	-	50	100	ns
		V _{DD} = 15V	-	40	80	ns
Minimum Setup Time: D0, D3, SR _{IN} , L _{IN} to Clock SELECT 0, SELECT 1 to Clock	t _s	V _{DD} = 5V	-	80	160	ns
		V _{DD} = 10V	-	35	70	ns
		V _{DD} = 15V	-	20	50	ns
		V _{DD} = 5V	-	200	400	ns
		V _{DD} = 10V	-	110	220	ns
		V _{DD} = 15V	-	65	130	ns
Minimum Hold Time: D0, D3, SR _{IN} , L _{IN} to Clock SELECT 0, SELECT 1 to Clock	t _H	V _{DD} = 5V	-	-65	0	ns
		V _{DD} = 10V	-	-25	0	ns
		V _{DD} = 15V	-	-15	0	ns
		V _{DD} = 5V	-	-170	0	ns
		V _{DD} = 10V	-	-95	0	ns
		V _{DD} = 15V	-	-55	0	ns

Dynamic Electrical Characteristics (Cont'd): ($T_A = +25^\circ\text{C}$, $C_L = 50\text{pF}$, $R_L = 200\text{k}\Omega$, t_r and $t_f = 20\text{ns}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Minimum Clock Pulse Width	t_W	$V_{DD} = 5\text{V}$	90	180	–	ns
		$V_{DD} = 10\text{V}$	40	80	–	ns
		$V_{DD} = 15\text{V}$	25	50	–	ns
Maximum Clock Input Frequency	f_{CL}	$V_{DD} = 5\text{V}$	3.0	6.0	–	MHz
		$V_{DD} = 10\text{V}$	6.0	12.0	–	MHz
		$V_{DD} = 15\text{V}$	8.0	15.0	–	MHz
Maximum Clock Rise or Fall Time	t_{rCL} , t_{fCL}	$V_{DD} = 5\text{V}$	–	–	1000	μs
		$V_{DD} = 10\text{V}$	–	–	100	μs
		$V_{DD} = 15\text{V}$	–	–	100	μs
Minimum Reset Pulse Width	t_{WR}	$V_{DD} = 5\text{V}$	–	150	300	ns
		$V_{DD} = 10\text{V}$	–	100	200	ns
		$V_{DD} = 15\text{V}$	–	70	140	ns
Reset Propagation Delay	t_{PRHL}	$V_{DD} = 5\text{V}$	–	230	460	ns
		$V_{DD} = 10\text{V}$	–	90	180	ns
		$V_{DD} = 15\text{V}$	–	65	130	ns
Input Capacitance	C_{IN}	Any Input	–	5.0	7.5	pF

Control Truth Table

CLOCK	Mode Select		$\overline{\text{RESET}}$	Action
	S_0	S_1		
X	0	0	1	No Change
	1	0	1	Shift Right (Q0 toward Q3)
	0	1	1	Shift Left (Q3 toward Q0)
	1	1	1	Parallel Load
X	X	X	0	Reset

1 = High Level
 0 = Low Level
 X = Don't Care

Pin Connection Diagram

