

NTE2147 Integrated Circuit 4K Static Random Access Memory (SRAM)

Description:

The NTE2147 is a 4096-bit static Random Access Memory (SRAM) in an 18-Lead DIP type package organized as 4096 words by 1-bit. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. The result is low standby power dissipation without the need for clocks, address setup, and hold times. In addition, data rates are not reduced due to cycle times that are longer than access times.

 $\overline{\text{CS}}$ controls the power down feature. In less than a cycle time after $\overline{\text{CS}}$ goes high – deselecting the NTE2147 – the part automatically reduces its power requirements and remains in this lower power standby mode as long as $\overline{\text{CS}}$ remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The NTE2147 is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data. A data input and a separate three-state output are used.

Features:

- Scaled NMOS Technology
- Maximum Access Time: 55ns (Supply Current, Active: 160mA; Standby: 20mA)
- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Automatic Power–Down
- Directly TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- Three-State Output

Absolute Maximum Ratings: (T _A = +25°C, Note 1 unless otherwise specified)
Voltate On Any Pin (With Respect to GND), V _{IN} –3.5V to +7.0V
DC Output Current, I _O
Power Dissipation, P _D 1.2W
Operating Temperature Range, T _{opr}
Storage Temperature Range, T _{stg}
Note 1. Stress above those listed under "Absolute Maximum Ratings" may cause permanent dam-
age to the device. This is a stress rating only and functional operation of the device at these
or any other conditions above those indicated in the operational sections of this specification
is not inplied. Exposure to absolute maximum rating conditions for extended periods may
affect device reliability.

<u>DC Characteristics</u>: ($T_A = 0^\circ$ to +70°C, $V_{CC} = +5V \pm 10\%$, unless otherwise specified, Note 2 & 3)

Parameter	Symbol	Test Conditions		Тур	Max	Unit
Input Load Current (All Input Pins)	١ _{LI}	V_{CC} = Max, V_{IN} = GND to V_{CC}	-	0.01	10.0	μA
Output Leakage Current	I _{LO}	$CS = V_{IH}, V_{CC} = Max, V_{OUT} = GND to V_{CC}$		0.01	10.0	μA
Operating Current	I _{CC}	$ \begin{array}{c c} T_A = +25^{\circ}C & V_{CC} = Max, CS = V_{IL}, \\ \hline T_A = 0^{\circ}C & Outputs \ Open \end{array} $		120	150	mA
				-	160	mA
Standby Current	I _{SB}	V_{CC} = Min to Max, \overline{CS} = V_{IH}		12	20	mA
Peak Power-On Current	I _{PO}	V_{CC} = GND to V_{CC} = Min, CS = Lower of V_{CC} or V_{IH} Min, Note 4		25	50	mA
Input Low Voltage	V _{IL}			-	+0.8	V
Input High Voltage	V _{IH}			_	6.0	V
Output Low Voltage	V _{OL}	I _{OL} = 8mA		_	0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4mA		_	-	V
Output Short Circuit Current	l _{OS}	$V_{OUT} = GND$ to V_{CC}		-	+150	mA

Note 2. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

Note 3. Typical limits are $V_{CC} = 5V$, $T_A = +25^{\circ}C$ and specified loading.

Note 4. I_{CC} exceeds I_{SB} maximum during power on. A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected: otherwise, power-on current approaches I_{CC} active.

<u>Capacitance</u>: $(T_A = +25^{\circ}C, f = 1MHz, Note 5 unless otherwise specified)$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Capacitance	C _{IN}	$V_{IN} = 0V$	-	-	5	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0V	1	1	6	pF

Note 5. This parameter is sampled and not 100% tested.

AC Test Conditions:

Input Pulse Levels	GND to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V

<u>AC Characteristics</u>: ($T_A = 0^\circ$ to +70°C, $V_{CC} = +5V \pm 10\%$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Read Cycle						
Read Cycle Time	t _{RC}	Note 6	55	_	-	ns
Address Access Time	t _{AA}		-	-	55	ns
Chip Select Access Time	t _{ACS1}		-	_	55	ns
	t _{ACS2}		-	_	55	ns
Output Hold from Address Change	t _{OH}		5	-	-	ns
Chip Select to Output in Low Z	t _{CZ}	Note 7, Note 8	10	_	-	ns
Chip Deselection to Output in High Z	t _{HZ}	Note 7, Note 9	0	-	30	ns
Chip Selection to Power–Up Time	t _{PU}		0	_	-	ns
Chip Selection to Power–Down Time	t _{PD}		-	_	20	ns

Note 6. All Read Cycle timings are referenced from the last valid address to the first transitioning address.

Note 7. At any given temperature and voltage condition, t_{HZ}max is less than t_{LZ}min both for a given device and from device to device.

Note 8. Transition is measured ±200mV from steady state voltage with specified loading.

Note 9. Transition is measured at V_{OL} +200mV and V_{OH} –200mV with specified loading.

<u>AC Characteristics (Cont'd)</u>: $(T_A = 0^\circ \text{ to } +70^\circ \text{C}, V_{CC} = +5 \text{V} \pm 10\%, \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Write Cycle	-	·			-	
Write Cycle Time	t _{WC}	Note 7	55	_	_	ns
Chip Select to End of Write	t _{CW}		45	-	—	ns
Address Valid to End of Write	t _{AW}		45	-	—	ns
Address Setup Time	t _{AS}		0	-	_	ns
Write Pulse Width	t _{WP}		25	-	_	ns
Write Recovery Time	t _{WR}		10	-	_	ns
Data Valid to End of Write	t _{DW}		25	-	_	ns
Data Hold Time	t _{DH}		10	-	_	ns
Write Enable to Output with Z	t _{WZ}	Note 8	0	_	25	ns
Output Active from End of Write	t _{OW}	Note 9	0	-	—	ns

Note 7. At any given temperature and voltage condition, t_{HZ}max is less than t_{LZ}min both for a given device and from device to device.

Note 8. Transition is measured ±200mV from steady state voltage with specified loading.

Note 9. Transition is measured at V_{OL} +200mV and V_{OH} -200mV with specified loading.

Note 10. WE is high for Read Cycle. Note 11. Device is continuously selected, $\overline{CS} = V_{|L}$. Note 12. Address valid prior to or coincident with \overline{CS} transition low.

Truth Table:

CS	WE	Mode	Output	Power
Н	Х	Not Selected	High Z	Standby
L	L	Write	High Z	Active
L	Н	Read	D _{OUT}	Active



